A Low Power 90nm Technology based CMOS Digital Gates with Dual Threshold Transistor Stacking Technique

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design of Low Power Cmos Based Dual Mode Logic Gates

The CMOS based dual mode logic gates containing two operating modes: 1) static mode 2) dynamic modes. Features of dual mode logic gates are low power dissipation in static mode and high performance in dynamic mode. This methodology is used to minimize the delay and improve the speed of the logic gates and an additional clocked transistor is used in this methodology. It provides the very high le...

متن کامل

Dual-threshold voltage assignment with transistor sizing for low power CMOS circuits

We demonstrate a novel algorithm for assigning the threshold voltage to the gates in a digital random logic complementary metal—oxide—semiconductor (CMOS) circuit for a dual-threshold voltage process. The tradeoff between static and dynamic power consumption has been explored. When used along with device sizing and supply voltage reduction techniques for low power, the proposed algorithm can re...

متن کامل

A Low power 50 nm Technology Based CMOS Inverter with Sleep Transistor Scheme

This paper proposes a sleep transistor based minimum size inverter in BSIM4.3.0, 50nm CMOS technology with supply voltage of 1V, power dissipation of 46.28nW at 0.502V and maximum drain current of 70nA. The operating frequency is 1GHz. The disadvantage is decrease in voltage swing by 15% compared to the conventional CMOS Inverter of the same size, whereas the power dissipation is only 1.117% of...

متن کامل

Implementation of Low Power Ternary Logic Gates using CMOS Technology

This paper describes the architecture, design & simulation of ternary logic gates. In a VLSI circuit, approximately 70 percent of the area is devoted to interconnection, 20 percent to insulation, and 10 percent to devices [1]. The binary logic is limited due to interconnect which occupies large area on a VLSI chip. In this work, the designs of ternary-valued logic circuits have been explored ov...

متن کامل

A 0.3V 1kb Sub-Threshold SRAM for Ultra-Low- Power Application in 90nm CMOS

Ultra-low power device is very popular in recent years because of some applications like medical device and communications. For the ultralow-power consideration, the crucial in SRAMs are stability and reliability. In conventional 6T SRAMs is hard to achieve reliability in sub-threshold operation. Hence, some researchers have considered different configuration SRAMs cell for sub-threshold operat...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: International Journal of Computer Applications

سال: 2012

ISSN: 0975-8887

DOI: 10.5120/9596-4215